Fujitsu Server PRIMERGY BIOS optimization for Xeon Scalable Processor-based systems

This document explains the BIOS settings that can be modified for Intel Xeon Scalable processor-based PRIMERGY server generation (PRIMERGY RX2520 M4 / M5, RX2530 M4 / M5, RX2540 M4 / M5, TX2550 M4 / M5, and RX4770 M4 / M5).

Its purpose is so that the user can optimize the BIOS settings according to their personal requirements. The objectives are to optimize PRIMERGY servers for either maximum performance or maximum energy efficiency. As far as performance is concerned, application scenarios that emphasize minimizing response time as much as possible are also taken into account in addition to optimization for maximum throughput.



FUIITSU

Contents

| Overview | . 3 |
|------------------------------------|-----|
| Application scenarios | . 4 |
| Performance | 4 |
| Low Latency | 4 |
| Energy savings / Energy efficiency | 5 |
| PRIMERGY BIOS options | . 6 |
| Recommendations for optimization | 6 |
| BIOS options details | 10 |
| Literature | 23 |

Overview

When Fujitsu PRIMERGY servers leave the factory, they are already configured with BIOS standard settings, which provide an optimal ratio between performance and energy efficiency for the most common application scenarios. And yet there are situations in which it may be necessary to modify the standard settings depending on requirements for the most throughput possible (performance), as little latency as possible (low latency), or emphasizing as much energy conservation as possible (energy efficiency). This document offers best-practice recommendations for optimal BIOS settings for these three scenarios, which are explained in more detail below. In addition to the BIOS settings, the entire system must also be considered when optimizing PRIMERGY servers. The following aspects should be given consideration when planning server systems:

• Server hardware

| Processor: | Number of cores and frequency |
|--------------------------------|---|
| Memory: | Memory type (3DS DIMM, LR DIMM, RDIMM, NVDIMM) and |
| - | memory configuration |
| I/O cards: | Optimal distribution of several cards over PCIe slots |

• Operating system and application software

| | •• |
|---------------------------------|----------------------------------|
| Hypervisor: | vSphere, Hyper-V, KVM |
| Power plan: | Performance or energy efficiency |
| | |

- Tuning: Kernel, registry, interrupt binding, thread splitting
- Network

| Network technology: | 1/10/25/40/100 Gbit Ethernet, Fiber Channel, InfiniBand, RDMA |
|---|---|
| Network architecture: | Switches, multichannel |

- Storage
- Technology: RAID, Fiber Channel, Direct Attached, NVMe
 Disks: HDD, SSD, SATA, SAS

Application scenarios



Performance

Thanks to the latest multi-processor, multi-core, and multi-threading technology in conjunction with current operating systems and applications, today's PRIMERGY servers based on the Intel Xeon Scalable Processors deliver the highest levels of performance.

This is proven by the numerous benchmark publications of the Standard Performance Evaluation Corporation (SPEC), SAP, or VMware. When you emphasize server performance, you mostly mean throughput. Users, for whom maximum performance is essential, are interested in carrying out as many parallel computing operations as possible and utilizing if possible, all the resources of the parallel processor. Although PRIMERGY servers with the standard settings already provide an optimal ratio between performance and energy efficiency, it is possible to further optimize the system regarding performance and to a lesser degree energy efficiency via the BIOS. Performance optimization is a matter of operating all the components in the system at the fastest speed possible and preventing the energy-saving options from slowing down the system. Therefore, optimization toward maximum performance is in most cases also associated with an increase in electrical power consumption.



Low Latency

Minimum possible latency is a requirement that comes from the High Performance Computing (HPC) sector in particular and from finance market applications, where the object is to process millions of transactions per second and data in real time without any delay. Users in this segment are not primarily concerned with achieving the maximum

possible throughput through system optimization but emphasize more on increasing the speed of each individual transaction, i.e., reducing the time required to perform an individual transaction. In such cases, the focus is placed on the response time of a system, the so-called latency (typically measured in nanoseconds, microseconds, or milliseconds). The BIOS offers a variety of options to reduce latency. On the one hand, it is possible - such as when you know that the corresponding application does not make efficient use of all the threads available in the hardware - to disable threads that are not needed (Hyper-Threading) or even cores in the BIOS in order in this way to minimize fluctuations in computing speed that especially occur in a number of HPC applications. Furthermore, the disabling of cores that are not needed can improve the Turbo mode performance of the remaining cores under certain operating conditions. On the other hand, there are scenarios which require performance that is as constant as possible. In this case, it is necessary to keep the response time constant by avoiding configurations, in which changes in frequency occur, such as with Turbo mode. Although the current generation of Intel processors delivers a clearly better Turbo mode performance than the predecessor generations, the maximum Turbo mode frequency is not guaranteed under certain operating conditions. In such cases, disabling the Turbo mode can help avoid changes in frequency. Energy-saving functions, whose aim is to save energy whenever possible, through frequency/voltage reduction and through the disabling of certain function blocks and components, also have a negative impact on the response time. The stricter the energy-saving mode, the lower the performance. Furthermore, in each one of these energy-saving modes, the processor requires a certain time in order to change back from temporarily reduced performance to maximum performance. This time worsens the latency of the system, particularly after a transaction is pending and the system remains idle, or if the system load fluctuates irregularly. This document explains how to configure the power saving modes for users from the low-latency segment in order to minimize system latency. However, the optimization of server latency, particularly in an idle state, always results in higher electrical power consumption.

Note about "Performance" and "Low latency":

The maximum throughput or minimum latency of the I/O system can be of significance for I/O critical applications. These values have - in conjunction with the I/O system - a different meaning to the one associated with processors. For example, the I/O throughput means the amount of data transferred per time unit by the I/O system. In order to achieve maximum I/O throughout or minimum I/O latency, the BIOS optimization of the processors does not have to be set at maximum throughput of computing operations (i.e., "performance") or "low latency". In most situations, the BIOS standard settings are optimal and are in conjunction with optimally set I/O components. This almost always provides the highest possible optimization for these components. However, in certain rare situations, these target values can be missed with very high requirements (for SSDs). The solution can be either to set the BIOS option [Uncore Frequency Override] to [Maximum] or the BIOS option [Utilization Profile] (see the respective section for a more detailed description).



Energy savings / Energy efficiency

In addition to the scenarios for maximum throughput and minimum latency, there are also environments in which energy consumption is emphasized more than performance. Two different objectives are pursued regarding this.

One way is to select the BIOS options in such a way that the lowest possible electrical power consumption is achieved in each case. This is for example an option for data center operators, who only have a restricted budget of electrical power and are aiming to reduce power consumption for each rack and for each server respectively with performance only playing a subordinate role. Optimization in this direction consists primarily of modifying the settings to reduce the speed and thus the performance of the server.

The other way is to configure a server in such a way that it gives the best possible ratio between throughput and electrical power consumption. This is the only way to achieve the optimal energy efficiency of a server (measured in performance per watt). Such optimization is particularly targeted by data center operators, for whom the maximum performance of a server is of secondary importance and optimizing total cost of ownership is more significant.

Numerous publications of the Standard Performance Evaluation Corporation (SPEC) with the first industry-standard benchmark for measuring energy efficiency in servers, the SPECpower_ssj2008, as well as VMmark V3 Performance with Server Power prove that PRIMERGY servers are also the best choice when it comes to energy-efficient servers.

PRIMERGY BIOS options

This white paper contains information about BIOS options that are valid for Intel Xeon Scalable processor based PRIMERGY servers. These servers are:

- PRIMERGY RX2520 M4 / M5
- PRIMERGY RX2530 M4 / M5
- PRIMERGY RX2540 M4 / M5
- PRIMERGY TX2550 M4 / M5
- PRIMERGY RX4770 M4 / M5

The BIOS of the PRIMERGY servers is being continuously developed. Therefore, it is important to use the latest BIOS version in each case so as to have all the BIOS functions listed here available. The appropriate downloads are available on the Internet at <u>https://www.fujitsu.com/global/support</u>.

Recommendations for optimization

The following tables list recommendations for BIOS options, which optimize the PRIMERGY servers either for best performance, low latency, or maximum energy efficiency. To change the BIOS options, it is first of all necessary to call up the BIOS setup during the system self-test (Power On Self Test = POST). More information about this can be found in the server manual.

Many of the BIOS options listed here have interdependencies. This can result in certain changes to specific options alone displaying undesirable system behavior and only having the desired effect when further options are also changed at the same time. Before changes are made to the BIOS options contained in the following tables, it is recommended that you look at the footnotes and subsequent descriptions of the BIOS options. Furthermore, any changes should first be examined in a test environment for the required effect, before transferring them to the production environment.

In addition to the recommendations for BIOS options, particular attention should also be paid to the selection and tuning of the operating system when planning a server system. Depending on the use, the selection of a specific operating system and its tuning can influence performance, latency, and energy efficiency. Additional information regarding the tuning for individual operating systems is available at the links in "Operating System Performance Tuning Guidelines" section of "Literature".

Recommended BIOS settings

| BIOS Setup Menu | Setting ¹ | Performance | Low Latency | Energy Efficient | | | |
|--|---|-----------------------|-----------------------|-----------------------|--|--|--|
| Configuration -> CPU Configuration | | | | | | | |
| Hyper-Threading | Disabled / Enabled | Enabled | Disabled ² | Enabled | | | |
| Active Processor Cores | All / [1 - n] | All | 1 - n ³ | All | | | |
| Prefetcher • Hardware Prefetcher • Adjacent Cache Line Prefetch • DCU Streamer Prefetcher • DCU IP Prefetcher | Enabled / Disabled | Enabled | Enabled | Disabled ⁴ | | | |
| • XPT Prefetch 5 | Disabled / Enabled / Auto | Enabled | Enabled | Disabled | | | |
| LLC Prefetch ⁵ | Disabled / Enabled ⁶ | Enabled | Enabled | Disabled ⁴ | | | |
| Intel Virtualization Technology | Disabled / Enabled | Disabled ⁷ | Disabled ⁷ | Disabled ⁷ | | | |
| HWPM Support Disabled / Native Mode / OOB Mode / Native Mode with no legacy Support | | Disabled | Disabled | Native Mode | | | |
| Enhanced SpeedStep | Disabled / Enabled | Enabled | Enabled | Enabled | | | |
| Turbo Mode ⁸ | Disabled / Enabled | Enabled | Disabled ⁹ | Disabled | | | |

¹ The settings in bold print are the default values.

² Hyper-Threading doubles the number of logical cores but can also result in performance fluctuations. Disabling can improve latency.

³ By restricting the number of active cores for applications that are single-threaded or applications that do not use all the CPU threads, it is possible to improve Turbo Mode performance.

⁴ The disabling of the prefetchers increases energy efficiency if performance remains the same or improves. This should be verified in advance for the individual prefetchers.

⁵ The settings can be selected only in M5 generation.

⁶ The default value in RX4770 M5.

- ⁷ If virtualization is not used, this option should be set to [Disabled].
- ⁸ This option is only visible if [Enhanced SpeedStep] is [Enabled].
- ⁹ Maximum Turbo Mode performance is not guaranteed under all operating conditions, which can result in fluctuations in performance. The turbo mode option should be set to [Disabled] for a stable and consistent response time.

BIOS optimization for Xeon Scalable Processor-based systems

| BIOS Setup Menu | Settings ¹ | Performance | Low Latency | Energy Efficient |
|---|--|-------------|-------------|------------------------|
| Override OS Energy Performance ¹⁰ | Disabled / Enabled | Enabled | Enabled | Disabled ¹¹ |
| Energy Performance ¹² | Performance / Balanced Performance / Balanced Energy / Energy Efficient | Performance | Performance | Energy Efficient |
| Utilization Profile ¹² | Even / Unbalanced | Even | Unbalanced | Even |
| CPU C1E Support ¹³ | Disabled / Enabled | Enabled | Disabled | Enabled |
| Autonomous C-state Support | Disabled / Enabled | Disabled | Disabled | Disabled |
| CPU C6 Report ¹³ | Disabled / Enabled | Enabled | Disabled | Enabled |
| Package C State limit | C0 / C2 / C6 / C6 (Retention) / No Limit Auto | CO | CO | No Limit |
| Link Frequency Select | 9.6 GT/s / 10.4 GT/s / Auto | Auto | Auto | 9.6 GT/s |
| Uncore Frequency Override | Disabled / Maximum ¹⁴ / Nominal / Power Balanced | Disabled | Disabled | Nominal |
| LLC Dead Line Alloc | Disabled / Enabled | Disabled | Disabled | Disabled |
| Stale AtoS | Disabled / Enabled | Enabled | Enabled | Enabled |

¹⁰ If the option [HWPM Support] is set to [OOB Mode], this option is grayed out and the setting for it is automatically changed to [Enabled].

¹³ This option can only set if the setting for [Autonomous C-state Support] is [Disabled].

¹⁴ The [Maximum] setting for this option can be advantageous for applications with a high I/O utilization, but low core utilization.

¹¹ If the operating system in use is able to set the "energy efficient policy" for the CPUs, set [Override OS Energy Performance] to [Disabled] then the settings for the [Energy Performance] option should be made via the operating system's power plan. If the operating system is incapable of this, or you do not want to leave this up to the operating system, you can set the option to [Enabled] and make the [Energy Performance] setting via the BIOS.

¹² This option can only be set if the setting for [Override OS Energy Performance] is changed to [Enabled].

BIOS optimization for Xeon Scalable Processor-based systems

| BIOS Setup Menu | Settings ¹ | Performance | Low Latency | Energy Efficient |
|----------------------------|---|--------------------------|--------------------------|---------------------|
| Configuration -> Memory Co | nfiguration | | | |
| DDR Performance | Performance optimized / Energy optimized / Power balanced | Performance optimized | Performance optimized | Energy optimized |
| Patrol Scrub | Disabled / Enabled | Enabled | Disabled | Enabled |
| IMC Interleaving | Auto / 1-Way / 2-Way | Auto | Auto | Auto |
| Sub NUMA Clustering | Disabled / Enabled / Auto | Enabled | Enabled | Enabled |
| WR CRC Feature Control⁵ | Auto / Disabled / Enabled | Disabled | Disabled | Disabled |

BIOS options details

This section provides details about each BIOS option.

Since the effect of changing BIOS options is also affected by the hardware / software configuration and other BIOS/OS option settings, be sure to verify these settings before actual operation.

Hyper-Threading

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|----------------------------------|-----------------|----------------------------|-------------|-------------|----------------------|
| Configuration >CPU Configuration | Hyper-Threading | Disabled Enabled | Enabled | Disabled | Enabled |

Generally, Fujitsu recommends that you enable [Hyper-Threading] ([Enabled]). Nevertheless, it can make sense to disable [Hyper-Threading] for applications that especially attach importance to the shortest possible response times (e.g., for trading software from the finance market or HPC applications). Users from these fields are usually less interested in maximum system throughput, which is provided by the additional threads, than in the performance and stability of an individual thread. The disabling of [Hyper-Threading] can prevent the associated performance fluctuations of computing operations and thus improve latency.

Active Processor Cores

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|---|---------------------------|-----------------------|-------------|-------------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Active Processor Cores</td><td>All [1 – n]</td><td>All</td><td>1 - n</td><td>All</td></cpu> | Active Processor Cores | All [1 – n] | All | 1 - n | All |

It is possible to disable individual cores of a processor in the BIOS (e.g., four cores on a 10-core processor can be disabled). In this case, you can now use the L3 cache which would be larger than when there were 10 cores for the remaining cores. Although maximum throughput is generally achieved with all the cores, you can utilize the Turbo Mode frequency which is higher than the remaining active cores by disabling the cores that are not needed. This is advantageous especially with latency-sensitive applications that do not utilize all the cores. This works because the disabled cores reduce the electrical power consumption of the processor and thereby allowing higher Turbo Mode frequencies on the remaining cores. This does not necessarily work with all the load profiles. Particularly, there is not much an effect on power-hungry AVX applications.

Prefetcher

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|---|------------------------------------|-------------|-------------|----------------------|
| Configuration >CPU Configuration | Hardware Prefetcher Adjacent Cache Line Prefetch DCU Streamer Prefetcher DCU IP Prefetcher | Disabled Enabled | Enabled | Enabled | Disabled |
| | XPT Prefetch | Disabled Enabled Auto | Enabled | Enabled | Disabled |
| | LLC Prefetch | Disabled Enabled | Enabled | Enabled | Disabled |

The PRIMERGY server BIOS has several prefetcher options as above.

The prefetchers are processor functions, which enable data to be loaded in advance according to specific patterns from the main memory to the L1 or L2 cache of the processor. Enabling the prefetchers usually ensures a higher cache hit rate and thus increases the overall performance of the system. Application scenarios, in which memory transfer is a performance bottleneck, are the exception to this. In these cases, it can be advantageous to set the prefetcher options to [Disabled] so the bandwidth that is otherwise used for the prefetching can be used. Furthermore, the power consumption of the server can be slightly reduced by disabling the prefetchers. Before the prefetcher options are changed on the active systems, the effects of the individual settings for the respective application scenario should first be examined in a test environment.

Details of the individual prefetchers:

| Hardware Prefetcher | This prefetcher looks for data streams on the assumption that if the data is requested at address A and A+1, the data will also presumably be required at address A+2. This data is then prefetched into the L2 cache from the main memory. |
|------------------------------|--|
| Adjacent Cache Line Prefetch | This prefetcher always collects cache line pairs (128 bytes) from the main memory, providing that the data is not already contained in the cache. If this prefetcher is disabled, only one cache line (64 bytes) is collected, which contains the data required by the processor. |
| DCU Streamer Prefetcher | This prefetcher is a L1 data cache prefetcher, which detects multiple loads from the same cache line done within a time limit. Based on the assumption that the next cache line is also required, this is then loaded in advance to the L1 cache from the L2 cache or the main memory. |
| DCU Ip Prefetcher | This L1-cache prefetcher looks for sequential load history and attempts on this basis to determine the next data to be expected and, if necessary, to prefetch this data from the L2 cache or the main memory into the L1 cache. |
| XPT Prefetch | This prefetcher will issue a speculative read request to local memory in parallel to an LLC lookup. This prefetcher improves the memory latency by using prefetched data in |

the case a cache miss occurred in LLC. This prefetcher makes a prediction based on the access history of Xtended Prediction Table (XPT).

LLC Prefetch

In the Xeon Scalable Processor family, L3 cache (LLC: Last Level Cache) is non-inclusive and data from main memory is loaded directory to L2 cache. This prefetcher enables cores to prefetch data from main memory to the LLC.

Intel Virtualization Technology

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|--|---------------------------------------|----------------------------|-------------|-------------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Intel Virtualization Technology</td><td>Disabled Enabled</td><td>Disabled</td><td>Disabled</td><td>Disabled</td></cpu> | Intel Virtualization Technology | Disabled Enabled | Disabled | Disabled | Disabled |

This BIOS option enables or disables additional virtualization functions of the CPU. If the server is not used for virtualization, this option should be set to [Disabled]. This can result in energy savings.

HWPM Support

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|--------------|---|-------------|-------------|----------------------|
| Configuration >CPU Configuration | HWPM Support | Disabled Native Mode OOB Mode Native Mode with no legacy Support | Disabled | Disabled | Native Mode |

HWPM stands for hardware power management and is a new power saving function that was introduced with the Intel Broadwell processor generation and enhanced with Intel Skylake processor generation. The option [HWPM support] can be used to configure two operating modes, which - depending on the respective utilization - assume control of the processor frequency in a similar way to legacy power management, which is based on enhanced Intel SpeedStep technology. In contrast to legacy power management, in which utilization evaluation and control of the P-states is regulated by the operating system, i.e., in the software, these tasks are in the case of hardware power management taken on in the hardware by the processor itself. Hardware power management can be the better choice for operating systems, which do not offer legacy power management support or offer inefficient legacy power management support.

The setting [Native Mode] provides the operating system with an interface, via which restrictions and information regarding power management can be passed on, and which are then considered by hardware power management for control. If on the other hand the setting [OOB Mode] is enabled, hardware power management then autonomously takes control of the processor frequency, i.e., completely independently of the operating system. If the setting [Native Mode with no legacy Support] is enabled, the BIOS provides the OS with only the interface which is used to inform power management control in HWPM [Native Mode]. This means that the BIOS doesn't provide legacy P-state information to the OS. The BIOS options [Enhanced SpeedStep] and [Turbo Mode] are still available in both [Native Mode] and in [OOB Mode] and are considered by hardware power management in Broadwell generations. If [HWPM Support] is [Disabled], legacy power management is enabled via [Enhanced SpeedStep].

Enhanced SpeedStep

| BIOS Setup Menu | BIOS Option | Setting | Performance | | Energy Efficiency |
|--|-----------------------|----------------------------|-------------|---------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Enhanced SpeedStep</td><td>Disabled Enabled</td><td>Enabled</td><td>Enabled</td><td>Enabled</td></cpu> | Enhanced SpeedStep | Disabled Enabled | Enabled | Enabled | Enabled |


Enhanced Intel SpeedStep Technology (EIST) is a power saving function that allows individual cores or even the entire processor to adapt its performance to specific load profiles. This is achieved by reducing frequency and voltage when maximum computing performance is not required, which in turn considerably reduces energy requirements in part. Since the distribution of the computing performance is subject to the operating system and the therein implemented strategies (e.g., the power plan provided), Fujitsu recommends leaving the option [Enhanced SpeedStep] enabled. If this option is disabled, the Turbo Mode function, which allows more computing performance to be made available at short notice by increasing the frequency above nominal frequency, is also not available.

Turbo Mode

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|--|-------------|----------------------------|-------------|-------------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Turbo Mode</td><td>Disabled Enabled</td><td>Enabled</td><td>Disabled</td><td>Disabled</td></cpu> | Turbo Mode | Disabled Enabled | Enabled | Disabled | Disabled |

This BIOS option enables and disables the Intel Turbo Boost Technology function of the processor. The Turbo Boost technology function permits the processor to provide more computing performance at short notice by increasing the frequency above the nominal frequency. The maximum achievable frequency is influenced by numerous factors - processor type, number of active processor cores, power supply, current electrical power consumption, temperature, as well as the instructions that have to be executed (whether AVX512 instructions are used, AVX2.0 instructions are used, or Non-AVX instructions are used).

The following Figure shows Xeon 8280 maximum achievable core frequency per number of active processor cores. Here, active processor core means a core which is enabled by [Active processor core] and is not "C6 C-State". (See [Active processor cores] and [CPU C6 report] for details.)



In addition to these general conditions, the quality of the processors also plays a major role for the Turbo Mode performance, particularly with HPC applications. Thus, for example the production variance results in the individual processors of the same type having a different power consumption under the same load.

Generally, Fujitsu always recommends leaving the [Turbo Mode] option set at the standard setting [Enabled], as performance is substantially increased by the higher frequencies. However, as the higher frequencies depend on its operating conditions as mentioned above and are not always guaranteed, it can be advantageous for application scenarios, in which you want constant performance or to lower electrical power consumption, to disable the [Turbo Mode] option.

Override OS Energy Performance

| BIOS Setup Menu | BIOS Option | Setting | Performance | | Energy Efficiency |
|---|--------------------------------------|----------------------------|-------------|---------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Override OS Energy Performance</td><td>Disabled Enabled</td><td>Enabled</td><td>Enabled</td><td>Disabled</td></cpu> | Override OS Energy Performance | Disabled Enabled | Enabled | Enabled | Disabled |

The new generation of Intel Xeon based processors comes with a large number of energy-saving options. The so-called power control unit (PCU) in the processors takes on the central role of controlling all these energy-saving options. The PCU can be parameterized in order to consequently control the settings more in the direction of energy efficiency or in the direction of maximum performance. This can be done in two ways. The standard setting allows you to control the [Energy Performance] option through the operating system. Depending on the selected power plan, which is set in the operating system, a specific value is written in a CPU register. This register is then evaluated by the PCU and the energy-saving functions of the CPU are controlled accordingly. The other option is to set the [Energy Performance] option directly via the BIOS and thus override the setting of the operating system. This makes particular sense if e.g., an older operating system is not able to write to this special CPU register, or if you want to set the energy-saving options centrally from the BIOS, i.e., independent of the operating system. In this case, the BIOS option [Override OS Energy Performance] must be enabled.

If hardware power management ([HWPM Support]) setting is [OOB Mode], then the option [Override OS Energy Performance] is enabled as the standard. Furthermore, in this case, the preference and PCU parameterization as regards energy efficiency or performance must be selected in this case via the BIOS option [Energy Performance].

Energy Performance

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|-----------------------|---|-------------|-------------|----------------------|
| Configuration >CPU Configuration | Energy Performance | Performance Balanced Performance Balanced Energy Energy Efficient | Performance | Performance | Energy Efficient |

Depending on the setting, this BIOS option parameterizes the internal "Power Control Unit (PCU)" of the Intel processors and optimizes the power management functions of the processors between performance and energy efficiency. Possible settings are [Performance], [Balanced Performance], [Balanced Energy] and [Energy Efficient].

Energy Performance settings, also known as "Energy Performance Bias", can be set from the OS, but if the BIOS option [Override OS Energy Performance] is set to [Enabled], this setting specified in the BIOS is forced into effect. If [Override OS Energy Performance] is set to [Disabled], the operating system takes on the task of setting the [Energy Performance] via the power plan. However, this setting may affect the OS power policy depending on the OS type and settings.

Utilization Profile

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|---|------------------------|---------------------------|-------------|-------------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Utilization Profile</td><td>Even Unbalanced</td><td>Even</td><td>Unbalanced</td><td>Even</td></cpu> | Utilization Profile | Even Unbalanced | Even | Unbalanced | Even |

The option [Utilization Profile] is used to parameterize an energy-saving option, which monitors both the UPI and the PCIe bandwidth, and attempts to adapt the processor frequency based on the utilization. The standard setting is [Even], because it is assumed that the CPU load is evenly distributed over all the processors, and in this way, the appropriate frequency is optimally adapted based on the CPU utilization. The [Even] setting accordingly ensures a less aggressive increase in the processor frequency. On the other hand, the [Unbalanced] setting targets application scenarios with high PCIe utilization for a low CPU load. Configurations with GPGPUs are a typical example of this. In such cases, the operating system could as a result of the rather lower utilization of the CPUs request accordingly lower frequencies, although in fact a high frequency is needed in order to achieve the maximum possible PCIe bandwidth. The [Unbalanced] setting ensures that in the case of high UPI or PCIe utilization the frequency of the processors is aggressively increased - even if CPU utilization is low. Fujitsu generally recommends working with the standard setting [Even], because this setting is clearly more energy efficient. However, if performance problems occur in application scenarios, in which a high PCIe bandwidth is required, the [Unbalanced] setting can counteract this.

CPU C1E Support

| BIOS Setup Menu | BIOS Option | Setting | Performance | | Energy Efficiency |
|--|--------------------|----------------------------|-------------|----------|----------------------|
| Configuration <cpu configuration<="" td=""><td>CPU C1E Support</td><td>Disabled Enabled</td><td>Enabled</td><td>Disabled</td><td>Enabled</td></cpu> | CPU C1E Support | Disabled Enabled | Enabled | Disabled | Enabled |

Intel Xeon Scalable processor supports four C-States, C0, C1, C1E, and C6. The CPU C-states except for C0 are a type of sleep state. Power consumption becomes lower in the order of C0, C1, C1E, C6, but wake-up time becomes longer in the same order.

C-State transition is triggered by operating system request. If this option is enabled, request to C1 transition by the operating system is handled as a request to C1E transition by the processor and results in slightly lower power consumption. Some operating systems request direct transition to C1E and in this case this option has no effect.

C1E ensures that the frequency is clocked down to the lowest frequency supported by the processors. This takes place regardless of Intel SpeedStep technology. In other words, even if the setting that the processor is to run with maximum frequency is made via the power plan of the operating system, C1E would - if enabled - ensure that the processor in an idle state clocks down to the lowest frequency. This can be disadvantageous with low latency applications in particular, because the clocking down and back up again of the frequency increases the latency. In such cases, the setting can be changed to [Disabled]. Fujitsu recommends that you enable this option except for latency sensitive workloads.

Autonomous C-state Support

| BIOS Setup Menu | BIOS Option | Setting | Performance | | Energy Efficiency |
|--|--------------------------------|----------------------------|-------------|----------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Autonomous C- state Support</td><td>Disabled Enabled</td><td>Disabled</td><td>Disabled</td><td>Disabled</td></cpu> | Autonomous C- state Support | Disabled Enabled | Disabled | Disabled | Disabled |

[Autonomous C-state Support] is a function that was introduced with the Intel Broadwell processor generation. If this option is disabled, available C-states are transferred to the operating system via ACPI, and depending on the set power plan, this operating system also requests the appropriate C-state. If it is enabled, C-State transition request by operating system is always handled as request to C6 transition by processor. C6 State is the deepest sleep state, i.e. the lowest power consumption and the longest waking-up latency.

Comparative measurements have shown that [Autonomous C-state Support = Disabled] together with the current Windows Server 2012 R2 operating system behaves identically as regards power consumption in an idle state compared with [Autonomous C-state Support = Enabled]. Nevertheless, [Autonomous C-state Support] can be the better choice for operating systems, which do not offer Legacy C-state Support or offer inefficient Legacy C-state Support.


CPU C6 Report

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|---------------|---------------------|-------------|-------------|----------------------|
| Configuration >CPU Configuration | CPU C6 Report | Disabled Enabled | Enabled | Disabled | Enabled |

This BIOS option is used to inform the operating system whether it can use the CPU C6 states ([Enabled]) or not ([Disabled]). C3 State is no longer supported in Xeon Scalable processor generation.

Since the wake-up from these C-states increases latency, it is advisable to change the setting to [Disabled] for the CPU C6 Report for applications where maximum performance with the lowest possible response time matters. It should be borne in mind that if CPU C6 C-state is disabled, the highest possible Turbo Mode frequency can no longer be achieved. In this case and regardless of the number of active cores, the highest Turbo Mode frequency would be limited to the maximum frequency that is possible if all the cores are active. Depending on the processor type, this is usually considerably lower. For maximum Turbo Mode frequency, it is necessary, unless all cores are enabled, to set [CPU C6 Report] to [Enabled]. Using the [Disabled] setting for the BIOS option [CPU C6 Report] only prevents the BIOS from transferring the appropriate CPU C-state via the ACPI to the operating system, which is then usually no longer in a position to use this state. CPU core C-state related BIOS settings will have no effect on some operating systems, notably on Linux distributions that use the "intel_idle" driver (as of 2021, all enterprise Linux distributions supported by Fujitsu). There are two ways to achieve C-State setting you want. The first way is to set the appropriate BIOS C-State options and to disable this driver by using the Linux kernel parameter "intel_idle.max_cstate=0". The Linux kernel will then instead use the acpi standard idle driver that corresponds to the BIOS settings. The second way is to use the Linux command "cpupower", which can set the C-State which the operating system uses regardless of BIOS options.

Reference : Processor Power States



Package C State limit

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|--------------------|-----------------|----------------|-------------|-------------|----------------------|
| Configuration | Package C State | C0 | C0 | C0 | No Limit |
| >CPU Configuration | limit | C2 | | | |
| | | C6 | | | |
| | | C6 (Retention) | | | |
| | | No Limit | | | |
| | | Auto | | | |

In addition to the CPU or core C-states, there are also so-called package C-states, which not only allow the individual cores of a processor, but the entire processor chip to be put into a type of sleep state. As a result, power consumption is even further reduced. The "waking-up time" that is required to change from the lower package C-states to the active C0 state is even longer in comparison with the CPU or core C-states. If the [C0] setting is made in the BIOS, the processor chip always remains active. However, if it is foreseeable that the server has longer idle periods during operating hours and that latency does not play a role when "waking up" from the package C-states, then the setting should be set to [C6 (Retention)], because this considerably reduces the power consumption of the server in an idle state. The difference between [C6] and [C6 (Retention)] is the voltage, with which the processor is operated in this package C-state. In the case of [C6 (Retention)] the voltage and thus also the power consumption are reduced even further.

Link Frequency Select

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|----------------------------------|--------------------------|-----------------------|-------------|-------------|----------------------|
| Configuration >CPU Configuration | Link Frequency Select | 9.6 GT/s 10.4 GT/s | Auto | Auto | 9.6 GT/s |
| | | Auto | | | |

Using this BIOS option makes it possible to reduce operating frequencies of the Ultra Path Interconnect (UPI) between the CPUs in a system in order to save power. This particularly makes sense if the available bandwidth is not necessary. However, if the specification is maximum performance and a short response time, the [Auto] setting which automatically sets the highest speed is left unchanged. Depending on which bandwidth is required, a selection can be made here between the speeds [9.6 GT/s], which brings the greatest energy savings, [10.4 GT/s], which is the maximum speed.

Uncore Frequency Override

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|---------------------------------|--|-------------|-------------|----------------------|
| Configuration >CPU Configuration | Uncore Frequency Override | Disabled Maximum Nominal Power Balanced | Disabled | Disabled | Nominal |

The Xeon Scalable processors work with independent frequencies for the individual cores and the so-called uncore area. Depending on the utilization, the frequencies are set accordingly for each area. This ensures that processors with a high utilization also achieve appropriate performance levels due to high frequencies. On the other hand, the frequencies can be reduced to a minimum if the processor or appropriate areas of a processor are not fully utilized in order to save energy.

The setting of this BIOS option controls the frequency of the uncore area. The standard setting [Disabled] ensures that the uncore frequency is regulated by the processor itself. The frequency can vary between the minimum and the maximum possible uncore frequency according to the current CPU utilization. The possible uncore frequency depends on the processor type used and can accordingly be above or below the nominal frequency of the processor. The [Maximum] setting ensures that the uncore area of the processor always works at its maximum frequency, even if the cores are only slightly utilized or are even in an idle state. The power consumption is also accordingly higher. For this reason, the setting should normally always be set to Disabled for this option. Applications with high demands of I/O latency or generally I/O-intensive applications, which place no load or only a very small load on the processors, are the exceptions. In this situation, the processor's power management mechanisms attempt to reduce the frequency to a minimum. If this happens, the frequency of the so-called uncore area is also automatically lowered. As the entire I/O communication (PCIe, memory, UPI, etc.) is via the uncore area, this would have a negative effect on the I/O throughput. The [Uncore Frequency Override = Maximum] setting would prevent this, but the resulting increase in electrical power consumption cannot be avoided. The [Nominal] setting behaves in a similar way to the standard setting [Disabled] with the exception that the maximum possible uncore frequency is at most restricted to the nominal frequency of the processor. In applications with low I/O utilization this can result in an increase in energy efficiency. The [Power balanced] setting behaves so that power consumption and performance is balanced.

LLC Dead Line Alloc

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|----------------------------------|------------------------|----------------------------|-------------|-------------|----------------------|
| Configuration >CPU Configuration | LLC Dead Line Alloc | Disabled Enabled | Disabled | Disabled | Disabled |

In the Xeon Scalable processor cache scheme, L2 cache evictions (due to no space in L2) are filled into L3 cache. If a cache line is evicted from L2 cache, the core can flag the evicted L2 cache lines as "dead." This means that the lines are not likely to be read again.

If the [LLC Dead Line Alloc] is [Disabled], dead lines will never fill into the L3 cache. This can help save space in the L3 Cache and prevent it from evicting useful data. If the [LLC Dead Line Alloc] is [Enabled], the L3 cache can opportunistically fill dead lines if there is free space available.

Comparative measurements have shown that the disabling of the [LLC Dead Line Alloc] option has minor performance advantages for integer workload. However, the effect depends on application

cache usage. Before this option is changed, the effect should first be examined in a test environment.

Stale AtoS

| BIOS Setup Menu | BIOS Option | Setting | Performance | | Energy Efficiency |
|--|-------------|----------------------------|-------------|---------|----------------------|
| Configuration <cpu configuration<="" td=""><td>Stale AtoS</td><td>Disabled Enabled</td><td>Enabled</td><td>Enabled</td><td>Enabled</td></cpu> | Stale AtoS | Disabled Enabled | Enabled | Enabled | Enabled |

In the Xeon Scalable Processor, the in-memory directory has three states: I, A, and S. I (invalid) state means the data is clean and does not exist in any other socket's cache. The A (snoopAll) state means the data may exist in another socket in an exclusive or modified state. S (Shared) state means the data is clean and may be shared across one or more socket's caches.

When doing a read to memory, if the directory line is in the A state, we must snoop all the other sockets because another socket may have the line in modified state. If this is the case, the snoop will return the modified data. However, it may be the case that a line is read in A state and all the snoops come back a miss. This can happen if another socket reads the line earlier and then silently dropped it from its cache without modifying it. If the [Stale AtoS] feature is [Enabled], in the situation where a line in A state returns only snoop misses, the line will transition to S state. That way, subsequent reads to the line will encounter it in S state and not have to snoop, saving latency and snoop bandwidth. [Stale AtoS] may be beneficial in a workload where there are many cross-socket reads.

DDR Performance

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|--|--------------------|--|--------------------------|--------------------------|----------------------|
| Configuration >Memory Configuration | DDR Performance | Performance optimized Energy optimized Power balanced | Performance optimized | Performance optimized | Energy optimized |

This BIOS option controls the speed with which the memory modules are operated. In this respect, it is necessary to weigh up between performance and energy consumption. The "Performance optimized" setting operates the DIMMs with the maximum possible speed, depending on the CPU type used and the memory configuration, and as a result, it provides the highest possible memory performance. The [Energy optimized] setting always restricts the memory frequency to the lowest memory frequency supported. The [Power balanced] setting behaves so that power consumption and performance is balanced.

Patrol Scrub

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|--------------|----------------------------|-------------|-------------|----------------------|
| Configuration >Memory Configuration | Patrol Scrub | Disabled Enabled | Enabled | Disabled | Enabled |

This BIOS option enables or disables the so-called memory scrubbing, which cyclically accesses the main memory of the system in the background, regardless of the operating system, to detect and correct memory errors in a preventive way. In general workloads, the performance impact is small even if [Patrol Scrub] is enabled. But since the time of this memory test cannot be influenced, it may cause the variability of the performance under certain circumstances. The disabling of the [Patrol Scrub] option increases the probability of discovering memory errors in case of active accesses by the operating system. Until these errors are correctable, the ECC technology of the memory modules ensures that the system continues to run in a stable way. However, too many correctable memory errors increase the risk of discovering non-correctable errors, which then result in a system standstill.

IMC Interleaving

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-----------------------|------------------|---------|-------------|-------------|----------------------|
| Configuration | IMC Interleaving | Auto | Auto | Auto | Auto |
| >Memory Configuration | | 1-Way | | | |
| | | 2-Way | | | |

This BIOS option controls the interleaving between the Integrated Memory Controllers (IMCs). Intel Xeon Scalable processor has two IMCs and if [IMC Interleaving] is set to [2-Way], the memory addresses will be interleaved between the two IMCs. If [IMC Interleaving] is set to [1-way], there will be no interleaving. If SNC is enabled, [1-Way] is recommended because processor is divided into two Sub NUMA domains. If SNC is disabled, [2-Way] is recommended. [IMC Interleaving = Auto] automatically selects recommended settings depending on SNC option.

Sub NUMA Clustering

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|------------------------|----------------------------|-------------|-------------|----------------------|
| Configuration >Memory Configuration | Sub NUMA Clustering | Disabled Enabled | Enabled | Enabled | Enabled |
| | | Auto | | | |

Sub NUMA Clustering (SNC) breaks up L3 cache into two disjointed clusters based on address range, with each cluster bound to one memory controller. Each cluster is seen as one NUMA domain from operating system and SNC improves average "local" L3 cache and memory latency within NUMA node.

SNC is a replacement for the cluster on die (COD) feature found in previous processor families. Like COD, SNC is specially recommended for NUMA-optimized applications in order to achieve the lowest possible local memory latency and the highest possible local memory bandwidth.

WR CRC Feature Control

| BIOS Setup Menu | BIOS Option | Setting | Performance | Low Latency | Energy Efficiency |
|-------------------------------------|---------------------------|------------------------------------|-------------|-------------|----------------------|
| Configuration >Memory Configuration | WR CRC Feature Control | Auto Disabled Enabled | Disabled | Disabled | Disabled |

This BIOS option controls DDR4 CRC Write feature. If this setting is enabled, the integrated memory controller generates and sends CRC code for write data during write operation. On DRAM side, the CRC code is checked and 1-bit, 2bit, odd-bit, and vertical column errors can be detected. This feature has an advantage of the enhanced reliability in memory path but has disadvantages of longer latency for CRC code generation and lower memory bandwidth by the extra usage of data bus.

Literature

PRIMERGY Servers

- https://www.fujitsu.com/global/products/computing/servers/primergy/
- **BIOS optimization for Xeon Scalable Processor-based systems**

This Whitepaper

- http://docs.ts.fujitsu.com/dl.aspx?id=7a93f0a9-5faf-47c6-9f4d-698debde7f95
- Mitp://docs.ts.fujitsu.com/dl.aspx?id=089d43c7-1f33-4df4-af11-489d86621afc

PRIMERGY Performance

https://www.fujitsu.com/global/products/computing/servers/primergy/benchmarks/

PRIMERGY Manuals

Support Site:

https://support.ts.fujitsu.com/

You can download "BIOS Setup Utility" by searching the following document name per model.

- RX2520 M4 / M5 BIOS Setup Utility: "D3386 BIOS Setup Utility"
- RX2530 M4 BIOS Setup Utility: "D3383 BIOS Setup Utility"
- RX2530 M5 BIOS Setup Utility: "D3383 / D3483 BIOS Setup Utility"
- RX2540 M4 / M5 BIOS Setup Utility: "D3384 BIOS Setup Utility"
- TX2550 M4 / M5 BIOS Setup Utility: "D3386 BIOS Setup Utility"
- RX4770 M4 / M5 BIOS Setup Utility: "D3753 BIOS Setup Utility"

Operating System Performance Tuning Guidelines

• Microsoft Windows:

https://docs.microsoft.com/en-us/windows-server/administration/performance-tuning/

RedHat Linux:

https://access.redhat.com/documentation/en-

us/red_hat_enterprise_linux/7/html/performance_tuning_guide/index

https://access.redhat.com/documentation/en-

us/red_hat_enterprise_linux/8/html/monitoring_and_managing_system_status_and_performance_ /index

https://access.redhat.com/documentation/en-

us/red_hat_enterprise_linux/9/html/monitoring_and_managing_system_status_and_performance /index

- SUSE Linux:
- <u>https://documentation.suse.com/sbp/all/html/SBP-performance-tuning/index.html</u> <u>https://documentation.suse.com/sles/15-SP3/html/SLES-all/book-tuning.html</u> <u>https://documentation.suse.com/sles/15-SP4/html/SLES-all/book-tuning.html</u> <u>https://documentation.suse.com/sles/15-SP5/html/SLES-all/book-tuning.html</u>
- VMware vSphere:

https://www.vmware.com/files/pdf/techpaper/VMW-Tuning-Latency-Sensitive-Workloads.pdf https://www.vmware.com/techpapers/2019/vsphere-esxi-vcenter-server-67U2-performancebest-practices.html

https://www.vmware.com/techpapers/2022/tagging-vsphere70u1-perf.html

https://www.vmware.com/techpapers/2021/vsphere-esxi-vcenter-server-70U2-performancebest-practices.html

https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-70U3-performancebest-practices.html

https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-80-performance-best-practices.html

https://www.vmware.com/techpapers/2023/vsphere-esxi-vcenter-server-80U1-performancebest-practices.html

Document change history

| Version | Date | Description |
|---------|------------|--------------------------------|
| 1.2 | 2023-10-03 | New Visual Identity format |
| | | Minor correction |
| 1.1 | 2019-07-03 | Add settings for M5 generation |
| 1.0 | 2018-01-23 | First edition |

Contact

Fujitsu

Web site: <u>https://www.fujitsu.com</u> **PRIMERGY Performance and Benchmarks** <u>mailto:fj-benchmark@dl.jp.fujitsu.com</u> © Fujitsu 2023. All rights reserved. Fujitsu and Fujitsu logo are trademarks of Fujitsu Limited registered in many jurisdictions worldwide. Other product, service and company names mentioned herein may be trademarks of Fujitsu or other companies. This document is current as of the initial date of publication and subject to be changed by Fujitsu without notice. This material is provided for information purposes only and Fujitsu assumes no liability related to its use.